SEU and SET-tolerant ARM Cortex-R4 CPU for Space and Avionics Applications
نویسندگان
چکیده
Soft errors induced by radiation, causing anomalies in satellite equipment and spacecrafts, have become one of the most challenging issues that impact the reliability of modern processors even in ground-level applications. In this work, we investigate the feasibility of using ARM Cortex-R4 CPU for space and avionics applications. We create a single-event upset and transient tolerant variant Cortex-R4 CPU without modifying the original CPU microarchitecture. We do this by applying the Triple Modular Redundancy (TMR) techniques to all sequential elements at gate-level. We present the implementation methodology, power, area and performance overheads of Cortex-R4-TMR normalized to a baseline Cortex-R4, without TMR.
منابع مشابه
Fault-tolerant Architectures for Space and Avionics Applications
Over the past half century, computing systems have experienced over three orders of magnitude improvement in average time to failure and over seven orders of magnitude improvement in work accomplished between outages. This paper surveys, compares and contrasts the architectural techniques used to improve system reliability in space and avionics applications. The generic techniques are instantia...
متن کاملCortex - R 4 A comparison with the ARM 9 E processor family
The Cortex-R4 processor builds on this foundation, by increasing performance while keeping system costs low. This is achieved through a variety of new technologies and design improvements which increase the computing efficiency of the processor. By providing a number of synthesis time configuration options, the Cortex-R4 is able to address applications previously covered by the ARM946E-S, ARM96...
متن کاملA Kind of Low-cost Non-intrusive Autonomous Fault Emulation System
SRAM-Filed Programmable Gate Arrays (FPGA) have become one of the most important carriers of digital electronic system because of its many inborn advantages. However, as manufacture of Integrated Circuit evolves towards Very Deep Sub-Micron technology, FPGA designers must be careful of circuit’s Single Event Upset (SEU) susceptibility when used in hostile environment, such as avionics and space...
متن کاملA Comparative Study of VHDL Implementation of FT-2D-cGA and FT-3D-cGA on Different Benchmarks (RESEARCH NOTE)
This paper presents the VHDL implementation of fault tolerant cellular genetic algorithm. The goal of paper is to harden the hardware implementation of the cGA against single error upset (SEU), when affecting the fitness registers in the target hardware. The proposed approach, consists of two phases; Error monitoring and error recovery. Using innovative connectivity between processing elements ...
متن کاملThe Design of a Fault-Tolerant COTS-Based Bus Architecture for Space Applications*
The high-performance, scalability and miniaturization requirements together with the power, mass and cost constraints mandate the use of commercial-off-the-shelf (COTS) components and standards in the X2000 avionics system architecture for deep-space missions. In this paper, we report our experiences and findings on the design of an IEEE 1394 compliant fault-tolerant COTS-based bus architecture...
متن کامل